logo

Computer Architecture Assignment: Binary Addresses

2 Pages305 Words134 Views
   

Added on  2020-05-28

Computer Architecture Assignment: Binary Addresses

   Added on 2020-05-28

ShareRelated Documents
Computer Architecture 1The table below depicts the index bits, tag bits, block offset bits and hit/miss results of the threecache configurations:MemoryaddresssequenceBinaryaddress bitsTag bitsIndex bitsHit/MissC1C2C3C1C2C3C1C2C36000 00 110000001000214110 10 110110101100175101 01 111101011011214110 10 1101101011006000 00 11000000100084010 10 100010101100HH65010 00 001010000001HHH174101 01 11010101101064010 00 000010000000105011 01 00101101001185010 10 101010101101HH215110 10 111110101101In summary, the difference between C1, C2 and C2 are the block- offsets which affects the indexfield and though they are all of the same capacity, the tag field remains unchanged for C2 and C3C1: Index: (8 entries); byte offset: 1:0 (1 word/block)C2: Index: (8 entries); byte offset: 2:0 (2 word/block)C3: Index: (2 entries); byte offset: 1:0 (1 word/block)References
Computer Architecture Assignment: Binary Addresses_1

End of preview

Want to access all the pages? Upload your documents or become a member.

Related Documents
Developing a Logisim Circuit for a Lift Simulation System
|8
|1012
|75

Building a Lift Operational Logic Circuit in Logisim
|8
|976
|226

Wireless Communication
|15
|2137
|296

Comparison of Different Modulation Techniques and Error Detection Process
|17
|2315
|81

VHDL Assignment: Register File Implementation in VHDL
|4
|928
|211

Modulation Techniques for Binary Data
|15
|1797
|74