University Name - Computer Organization and Architecture Assignment

Verified

Added on  2020/05/16

|3
|324
|51
Homework Assignment
AI Summary
Read More
tabler-icon-diamond-filled.svg

Contribute Materials

Your contribution can guide someone’s learning journey. Share your documents today.
Document Page
Page 1 of 3
Assignment 2: MARIE & ISA
[Student Name]
[University Name]
tabler-icon-diamond-filled.svg

Secure Best Marks with AI Grader

Need help grading? Try our AI Grader for instant feedback on your assignments.
Document Page
Page 2 of 3
Answer to question 1
We can calculate the total number of Track which is 512*23 = 11776
And total number of sectors is 64*11776 = 753664
Therefore, we can get -
I) Total capacity = 753664*32 = 24117248 bytes = 23 GB
II) Rotational delay = (1 / (RPM / 60)) * 0.5 * 1000 = 3.125 ms
III) Access time = seek time + rotational delay = 10+3.125 ms = 13.125 ms
Answer to question 2
I) 8 bits are needed for the opcode.
ii) 2^3 = 8. So, 3 bits are needed for specify the register.
iii) 32-8 = 24. Total 24 bits are left for the address part of the instruction.
iv) The maximum allowable size of the memory is 2^24
v) 232-1 is the largest unsigned binary number that can be accommodate in on word of
memory.
Answer to question 3
Total number of address instruction is 213 = 8192
FIVE 2-address instruction is = 5 * 25 * 25 = 5120
TWENTY 1-address instruction is = 20 * 25 = 640
The possible 0-address instruction that can be accommodate for the instruction set
architecture is = 8192 – (5120+640) = 2432.
Document Page
Page 3 of 3
Answer to question 4
2-address 1-address 0-address
MOV C, X
ADD C, Y
MOV B, Y
SUB B, Z
MPY C, B
MOV D, X
MPY D, Y
DIV C, D
LOAD X
ADD Y
STORE A
LOAD Y
SUB Z
MPY A
STORE A
LOAD X
MPY Y
DIV A
STORE A
PUSH X
PUSH Y
ADD
PUSH Y
PUSH Z
SUB
MPY
PUSH X
PUSH Y
MPY
DIV
POP A
chevron_up_icon
1 out of 3
circle_padding
hide_on_mobile
zoom_out_icon
logo.png

Your All-in-One AI-Powered Toolkit for Academic Success.

Available 24*7 on WhatsApp / Email

[object Object]