logo

FM Demodulator.

   

Added on  2019-09-23

2 Pages91 Words414 Views
FM DemodulatorCD 4046 CMOS Phase-Lock Loop (PLL) integrated circuitPreliminary work1.Determine the PLL component parameters for a centre frequency of 470 kHz by carefullyexamining the data sheet.Given the value of fo =470KHzfrom the Data sheetfo=1/2 fmaxfmax =2*fo =2*470KHz =960KHzfmax =fo+fL Therefore fL= fmax –fo =960KHz-470KHz =490KHzfmin= fo-fL =470KHz-490KHz =20KHz

End of preview

Want to access all the pages? Upload your documents or become a member.

Related Documents
NHE2484: Communication System
|16
|1730
|269

NHE2484: Communication System | Assignment
|18
|1721
|330

Signal System Tasks Question 2022
|6
|801
|13

Electronics Study Material
|14
|1321
|434

1. Convert the binary data “011010” into analog wavefor
|15
|2725
|1

Economics Problems With Solution 2022
|11
|376
|17